R17 Code No: 5455AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M. Tech I Semester Examinations, January - 2018 CPLD AND FPGA ARCHITECTURES AND APPLICATIONS (Embedded Systems) Max.Marks:75 Time: 3hrs Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A  $5 \times 5$  Marks = 25 Distinguish between programmable logic devices. [5] 1.a) [5] Discuss about the technology mapping for FPGAs. [5] List out the salient features of Xilinx 3000 CLB. c) Explain about how anti-fuse programming technology used in Actel FPGAs. [5] d) What are the general design issues of FPGAs in design applications? [5] e) PART - B  $5 \times 10 \text{ Marks} = 50$ Explain the various architectures of Xilinx Cool Runner CPLDs. [10] What is meant by programmable logic device? Draw and explain the basic architectures 3. of CPLD and FPGA. Give the salient features, applications of the same. [10] [10] With neat diagrams, explain logic block architectures of FPGAs. What is an FPGA. Explain about "why Field Programmable Gate Arrays". 5.a) Explain one time programmable based FPGA? Explain its basic programming elements. [5+5]Write about SRAM Programming technology of programmable FPGAs with neat 6. sketches. OR Draw the schematic diagram of Xilinx based XC4000 CLB and describes its functional [10] operation. Discuss the architectural differences of Act1, Act2 family FPGAs. [10] 8. Explain how Actel's ACT2 FPGA Family is architecturally close to MPGA with neat 9. [10] diagram. How would you implement a binary counter using the CLBs of FPGA? Explain.

---00O00---

[5+5]

Write short notes on

a) A position tracker for a Robot Manipulator

b) Designing counters with ACT.

11.