Code N	o: 115EB	and the same		er jord	1980 - 1980 - 1 1980 - 1980 - 1	R13				
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, November/December - 2016 LINEAR AND DIGITAL IC APPLICATIONS (Common to ECE, ETM)										
Time: 3	houre		(Common to	LOZ, Z1,		Max. Marks: 75				
I fine. 3	illuis	454								
NT 282	Ti. '		ains two parts A	and D		1,10				
]	Part A is consists o	compulsory w f 5 Units. Answ and may have	hich carries 25 a wer any one full a, b, c as sub que	marks. Answe question from estions.	r all questions each unit. Eac	in Part A. Part B ch question carries				
			PAR	Γ - A	* * * * * * * * * * * * * * * * * * * *					
faqe* 1 ° %		arsa di di Pin	Tussel & To			(25 Marks)				
1.a)	Define un	ity gain band y	vidth of an op-ar	np.		[2]				
		w rate. What c				[3]				
-,		witched capaci		***	III	[2]				
			of AM detector	nsing PLL		[3]				
			ne fastest? Why?		*** * *	[2]				
					alog output vol					
	An 8 bit L	DAC nas a reso	Iution of 20mv/b	ont. What is an	alog output voi					
			tions of multiple			[2]				
			h CMOS circuit		ų.	[3]				
			ween static and of 3-bit ring cou		S.	[2]				
- x - x - x - x - x - x - x - x - x - x			PAR	Г - В		(50 Marsha)				
¥						(50 Marks)				
2	With neat	circuit diagram	m explain the op ${f O}$		mitt trigger	[10]				
b)	vs frequer signal tha	ncy characterist t can be feed we l explain the o	tic is flat up to rithout causing a	12 kHz. Find ny distortion t	the maximum of the output.	The voltage gain peak to peak input when the input is				
			of mono stable of mono stable	multi vibrator		imers. Derive the s. [10]				
b)	Vc=10.9v Design a	, Vcc=12v, R1	nent values find =4.7k and C1=1 andpass filter us	the free run		y. Control voltage quency is 100HZ [5+5]				
			~ -			-1-2 1-				
			ck diagram of du		onverter and ex					
*** * ***	operation	. Derive expres	ssion for its outp	ut voltage.	7 4 F _ 1 4 W F	[10]				
	a.	100	O	R	,	100 mm m				

What are the limitations of weighted resistor type D/A converter?

[5+5]

What do you mean by quantization error in an A/D converter?

....

7.a)

b)

	8. Find the state diagram and state table of a binary coded decimal to excess-3 decoder. [10]								
	9. Draw	[10]							
**************************************	10.a) Desig	+BC+AC. [5+5]	CES SOCI THE STATE OF THE STAT						
	11. With	the help of timing		OR n read and write	operations of SR	AM. [10]			
1	N S S	9.4%		50.170 × 600.0 40.47 × 600.0 40.47 × 600.0			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
			00	O00	• , '				
2 VAP									
						HW			
PANE S				SAC SAC			784 (AA) (AB) 2424 (AB) 2424 (AB) 2424 (AB) 2424		
R						ČK.	ero seri		
	**************************************	1.13 3054 2.13 3054 2.13 3054 3.13 3 3					ganarig ganar Synantis ganari		
					ST. 172	CONT. SERVICE SERVICES	, or, 100		