| | | | 4 | | | | | | | | |
|---|---|---|--|-------------------------|---------------------|---|------------|--|--|--|--|
| | | | | ž | | | | | | | |
| 8R | 8R | 8R | 8R | 8R | 8R_ | _8R | 8 | | | | |
| Code | No: 126EN | | | | F | R13 | | | | | |
| JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD | | | | | | | | | | | |
| B. Tech III Year II Semester Examinations, May - 2017 VLSI DESIGN | | | | | | | | | | | |
| \bigcirc \square | \circ | (Con | nmon to ECE, E' | TM) | $O \square$ | | \bigcirc | | | | |
| Time: | 3 hours | OK | OK^{T} | \circ K | Max. Ma | ırks: 75 | | | | | |
| Note: | consists of 5 Ur | ulsory which ca nits. Answer any | o parts A and B. rries 25 marks. A one full questions sub questions. | | | | | | | | |
| 8R | 8R | 8R | PART-A | 8R | \mathbb{S} | Marks) | 8 | | | | |
| 1.a) b) c) d) e) f) g) h) i) | Draw the VLSI Draw the stick of What is switch I What are the iss Design a 2-bit F What is Booth's Write the Comp | ion procedures of Design Flow. diagram for two logic? sues involved in Parity generator. a algorithm? | MOS process corfor IC Technologi inputs NOR gate. driving large cap | es. acitive loads in ' | 2D | [2] [3] [2] [3] [2] [3] [2] [3] [2] [3] [2] [3] [2] [3] | 8 | | | | |
| 8R | 8R | 8R | PART B | 8R | $\mathbb{R}_{(50)}$ | Marks) | 8 | | | | |
| 2.a) b) | | ression for esti | operties of MOS a mation of Pull-U OS inverter. OR | | | n-MOS [5+5] | | | | | |
| | Derive the relati | | | of CMOS Invert | er | [5+5] | 8 | | | | |
| 4.a) b) | | | ng concept in VLS NAND Gate using OR | | l . | [5+5] | | | | | |
| 5.a) S P ₆ . | Explain λ-based Draw the Layou Explain the follo a) Fan-in b) Fan-out | t Diagrams for (| NLSI circuit De | sign. SR | 8R | [5+5] | 8 | | | | |
| | c) Choice of lay | ers. | | | | [10] | | | | | |
| 8R ^{7.} | Describe the fol a) Pseudo-nMO b) Domino Logi | S Logic | OR SR | 8R | 8R | [5\(\displaysize\)] | 8 | | | | |

| | | | * | | , | | |
|-----------------|---|---|------------------------------------|--|-------------------------|----------------|---|
| 8R | 8R | 8R | 8R | 8R | 8R | 8R | 8 |
| 8.a) b) 9.a) b) | with truth table With neat circu Explain about | e. uit diagram, expl Seria) access me | ain the operation | ingle bit adder and of Barrel shifter orief. | | [5+5] [5+5] | 8 |
| 10.a) b) | What are the cand sequential Why stuck-at f | logic circuits? | PLAs? How PLA OR MOS circuits? E | xplain with suital testing a chip can | o ble logical diagra | [5+5] | 8 |
| 8R | 8R | 8R | =00 0 00 | 8R | 8R | 8R | 8 |
| 8R | 8R | 88 | 8R | 88 | 87 | 87 | 8 |
| 8R | 8R ' | 8R | 8R | 88 | 8R | 88 | 8 |
| 8R | 8R | 8R | 8R | 8R | 8R | 8R | 8 |
| 8R | 8R | 8R | 8R | 8R | 8R | 8R | 8 |