	No: X0524 AWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, March - 2017 DIGITAL LOGIC DESIGN (Common to CSE, IT)	9						
Time	: 3 hours Max. Marks: 80							
+ × + × × × × × × × × × × × × × × × × ×	Answer any five questions  All questions carry equal marks	* C X 7 X * * * * * * * * * * * * * * * * *						
1.a)	Explain how BCD addition is carried out and perform the addition of following BCD numbers: i) 1001 and 0100 ii) 00011001 and 00010100.							
b)	Describe the floating point representation of numbers and determine the number of bits required to represent in floating point notation the exponent for decimal numbers in the range of $10^{\pm 86}$ . [8+8]							
2.a)	Using demorgans theorem, convert the following Boolean expressions to equivalent expression so that have only OR and complement operations. Show							
X # +	that the functions can be implement with logic diagrams that have only OR gates and inverters i) $f = \bar{x}y + \bar{x}z + \bar{y}z$	X 0 0 0 0 K K K S 0 0 K K K K K K K K K K						
	ii) $f=(y+\bar{z})(x+y)(\bar{y}+z)$							
b)	Express the following boolean function $D=(\overline{A}+B)(\overline{B}+C)$ as							
**** ***  * * * * *  * * * * *  * * * * *  * * * * *  * * * *	i) POS form ii) SOP form. [8+8]	**** ** ** ** ** ** **						
3.ä)	Simplify the following expression into sum of products using Karnaugh map.	*						
1 2	$F(A,B,C,D) = \sum (1,3,4,5,6,7,9,12,13)$							
b)	Find the minimal sum of products for the boolean expression							

\* \* \*

\* \* \* \*

b) Find the minimal sum of products for the boolean expression  $f = \sum (1,2,3,7,8,9,10,11,14,15)$  using Quine-McCluskey method. [8+8]

Distinguish between encoder and decoder: Implement a full adder using IC74138. 4.a) Design a priority encoder for a system with a 3 inputs, the middle bit with highest b) priority encoding to 10, the MSB with next priority encoding to 11, while the LSB with least priority encoding to 01. [8+8]

Write the basic recommended steps for the design of a clocked synchronous sequential circuits.

b) With a suitable example explain Mealy and Moore model in a sequential circuit analysis.

6.a) Explain a universal shift register with the help of logic diagram, mode control table. Design a synchronous counter using JK flip-flops to count the sequence

0,1,2,4,5,6,0,1,2. [8+8]

7.aList the PLA programming table and draw the PLA structure for the BCD-to-Excess-3-code converter.

Give the classification of memories.

	a 8 800		~				
Ø	::8:a) b)	Find a circuit that hat $F(A,B,C,D) = \Sigma$ (0,2,6) What are the steps for	no static (7,8,10,12) the design of	hazards and imploof asynchronous se	ements the Bool	ean function [12+4]	EG
	RB		R0	-00O00	RØ	RØ	RE
: :9	RĐ	KB	RE	RØ	RØ	RØ	RØ
	RØ		Re	RØ	RB	RØ	RØ
: Ü	RO		RØ	RO	RO	RØ	RE
18,	RØ		RO	RO	RG	RØ	ËE
			RE	RØ	RØ.	RØ	RE
	RE		RO	RØ	RØ	RØ	RE
	, N. C.		RØ	RØ	RØ	RØ	RE