Code No: 114AF

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, May-2015

DIGITAL DESIGN USING VERILOG HDL

(Electronics and Communication Engineering)

Time: 3 Hours

PAIS!

糖乳

212

觀問

Max. Marks: 75


Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

PART- A

		(25 Marks)
1.a)	Write difference between tasks and functions.	[2M]
b)		[3M]
c)	What are Tristate gates?	[2M]
d)	Mention data types used in Verilog HDL.	[3M]
- e)	Write any two sequential models can be used.	[2M]
f)		[3M]
g)		[2M]
h)	What are time delays with switch primitives?	[3M]
i)	Draw the diagram of NAND gate using CMOS switches.	[2M]
j)		[3M]
4	PART-B	(50 Marks)
2.	Evaloin the following Ward and with the following w	
2.	Explain the following "lexical conventions" with examples. a) White space b) strengths c) Operators	FO 0 43
7.34		[3+3+4]
3.a)	Write a short notes on concurrency and functional verification.	
.b)	Explain port Declaration with an example using Verilog code.	[5.5]
.0)	Explain port Declaration with an example using verifing code.	[5+5]
4.a)	Classify and explain strengths and contention resolution.	
b)	Write Verilog code for 1 to 4 demultiplexer module by using 2 to 4 d	aaadar?
-/	2 to 4 d	
50F.	OR	[5+5]
5.a)		hanah
b)	Explain how the ALWAYS statements are used in Verilog.	
-,		[5+5]
6.a)	Design Verilog module Event construct for a serial data receive ar	nd test bench
b)	Design a counter module and test bench to illustrate the use of WAIT	. [5+5]
\$159	OR OR	<u>. </u>

7.a)	Describe procedural continuous assignment statements assign, de assign and release.	, forc
b)		[5+5]
8.a)	Design CMOS switch of parallel combination.	
b)	Explain and specify blocks of Path Delay Modeling.	[5+5]
	OR	
9.a)	Write the code for CMOS switch of parallel combination.	
b)	Briefly explain combinational and sequential UDPs in Verilog.	[5+5]
10.a)	Write the verilog code for basic functional unit of a dynamic shift register.	
b)	Write a short note on Design verification.	[5+5]
	OR	
11.a)	Briefly explain any one method used for sequential circuit testing.	
b)		[5+5]



物的

42

155 1646.

> \$2.76.2 21.00.2

####

- /(v)

 $\mathbb{N}_{G_{i}}$

12 × 2

3:4.3