8R	8R 8R 8R 8R	8R	88	· · · · · · · · · · · · · · · · · · ·
		R16		
Cod	e No: 137JD	1/10		
	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERS	ITY HYDERA	BAD	
process process	B. Tech IV Year I Semester Examinations, Decem	ber - 2019		
Q = Q	Q D VLSI DESIGN O			(
	(Common to ECE, EIE)	QT	$-$ 0 $\wedge$	to.
Lim	e: 3 Hours	Max. M	arks: 75	
Note	: This question paper contains two parts A and B.			
11010	Part A is compulsory which carries 25 marks. Answer all q	wastians in Da	ut A. D. t D	
	consists of 5 Units. Answer any one full question from each ur	uesnons in ra vit Fach questi	n A. Pari B	
	marks and may have a, b as sub questions.	m. Each questi	on carries 10	المنز
	RHIRD RD RU			- <u> </u>
	PART-A			· \
	· · · · · · · · · · · · · · · · · · ·		(25 Marks)	
1.a)	Write the equation for threshold voltage in terms of fabrication	parameters.	[2]	
b)	What is latchup? How to reduce it?		[3]	
$\bigcirc \bigcirc $	What are the different MOS layers?  Draw the layout for hMOS inverter.	$O_{1}$	[2]	Paris -
$\bigcirc \land \stackrel{\text{d}}{}_{e})$	How to choose layers?	A H	[3]	·
f)	What is mean by fan-in and fan-out?	"Search" ( )	[2] \ [3]	******
g)	Draw the circuit diagram of one transistor DRAM.		[2]	
h)	What are the advantages of serial access memories?		[3]	
i)	Why low power VLSI circuits are needed?		[2]	
j)	Compare PLAs and PALs.		[3]	
$\downarrow \downarrow \downarrow \downarrow \downarrow = 1$	2D 2D 2D 2D 2D			(
$\mathcal{I}_{\mathbb{R}} \setminus \mathbb{R}$			Oic	
			(50 Marks)	
2.a)	Explain the fabrication steps of CMOS n-well process with neat	diamen		
b)	Identify the different regions on the $V_{ds}$ vs. $I_{ds}$ characteristics an	diagrams.	[6+4]	
	OR	id explain it.	[6+4]	
3.a)	What are the different pull ups used in VLSI design? Explain the	m. ~ ~ ~ ~ ~		بمقتصي
( b)	What will happen if logical one is applied on the BiCMOS invert	ter? Explain it v	vith neat	)
	circuit diagram.		[5+5]	No.
,				2
4.a)	Explain the process at each stage of VLSI design flow.			
b)	Draw the stick diagram for NAND gate and explain it.		[5+5]	
50)	What are the different design rules? White them			
5.a) b)	What are the different design rules? Write them. What is scaling? How to scale the different design parameters?	0.0	re( e)	, in the same
) IT "	of the search of the different design parameters?	OK	[5+5]	

What is dynamic logic? Explain its basic gate functionality. 6.a)How to calculate the delay due inductance in the VLSI circuits? Explain. b) [4+6]

OR What are the different complex logic gates and compare their performance in all aspects. 7.a)

What is wiring capacitance? How to calculate it in the design of VLSI? b) [5+5]

