8R. 8R 8R R18

{

<

		KIO								
Code	No: 153AN		l							
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD										
B. Tech II Year I Semester Examinations, December - 2019										
	O DIGITAL SYSTEM DESIGN O	$\overline{}$								
	(Electronics and Communication Engineering)	~ (
Time	3 Hours	x. Marks:	75							
	This question paper contains two parts A and B.									
Note:	Part A is compulsory which carries 25 marks. Answer all questions in	Part A. Pa	art B							
* 8 %	consists of 5 Units. Answer any one full question from each unit. Each	question ca	rries							
	consists of 5 Units. Answer any one fun question from each unit. Each	question ou								
	10 marks and may have a, b as sub questions.									
ATTA	AN AN AM. ON OF									
> </th <th>SIN SIART-A SIA SI</th> <th>~ (05 M</th> <th></th>	SIN SIART-A SIA SI	~ (05 M								
		(25 Ma								
1.a)	Given that $(292)_{10} = (1204)_b$, Determine b.	[2]								
b)	Write a note on 'display decoders'.	[2]								
c)	What is the difference between Latch and Flip Flop?	[2]								
d)	What is Moore and Mealey machine?	[2]								
e)	Draw the circuit for CMOS AND-OR Invert (AOI) logic gate.	[2]	and the same							
$\bigcirc \bigcirc $	Add (98) and (89) in Excess-3 form) [3]								
,	Realize the function $f_1 = A \oplus B \oplus C$ using two half adders: Use ad	ditional gat	es if							
∠ / \ g)		[3]								
1.0	necessary.	[3]								
h)	Differentiate combinational and sequential circuits.	[3]								
i)	List the limitations of finite – state machines.	[3]								
j)	What are the precautions to be taken while handling CMOS logic gates?	[5]	1							
	THE PARTY OF THE P	~~~~								
$Q \sqcup)$	$Q \cap Q \cap Q \cap Q = Q \cap Q \cap Q \cap Q \cap Q \cap Q \cap $	(50 Ma	rich							
			Y							
2.a)	Find the complement of the Boolean function (AB'+CD') (B'C+A'D) ar	id reduce it	1 10 a							
	minimum number of literals.	r.e.	. 51							
b)	Determine the Canonical sum-of-products form for $T(x,y,z)=x'y+z'+xyz$.	[3-	+5]							
	OR		1							
3.a)	Show the weights of three different four bit Self-Complementing co	des whose	only							
/~ r~	negative weight is =4.									
><	Convert the function $f(x, y, z) = \pi(0, 3, 6, 7)$ to the other canonical form	(5	+ 5],(
	allian, on a		Samuel E E							
4.a)	Minimise the following expression using Karnaugh – map									
π.α)	$f(A,B,C,D) = \sum_{m} (1,4,7,10,13) + \sum_{m} (5,14,15)$									
LN	Give the gate-level realization for 8:1 mux with active-low enable in	put. Show	how							
b)	several 8:1 muxes can be combined to make a 32-to-1 mux.	[5-	+5]							
	several 8:1 muxes can be combined to make a 32-to 1 max.	L*	- 1							
ATY.	Using the tabular method, obtain the prime implicants of a four-inp	out single-o	utout							
> 5.a)</th <th>Using the tabular method, obtains the prime impressing the law method of a local state of a</th> <th>implicant</th> <th>table</th>	Using the tabular method, obtains the prime impressing the law method of a local state of a	implicant	table							
	function $f(w,x,y,z) = \sum m(0,2,4,5,6,7,8,9,10,11,13)$. Reduce the prime	-mipheant	table							
	and find the minimal cover of f.	on alala!	nnut							
b)	Give the schematic circuit of a 2-to-4 binary decoder with an active-lo	w enable 1	nput.							
	Give the truth-table for the same.	[5	+5]							
		<u></u>								
)	レノレート							

1								
3 8		8R	8R	8R.	8R	8R	8R	8
	6.a)	. 1 -1	and ovaloin i	a negative edge	the neip of truth	table.		
3 À	b)	Draw the circu aid of output sta	it diagram of a	ram OR	S P			<
	7.a) b)	table. Design a modu		RS flip flop and c				
8 R	8.	A sequential c specified by the A(t+1)=x y+xA B(t+1)=x B+xA Z=B	e following equ	o flip-flops, A an	d B:2 inputs, x	and y; and one	output z	£
8 R) .9.	a) Draw the log b) Derive the st c) Derive the st A combination	tate table rate diagram. al lock circuithet the lock or	t has two importoens (z=1) whenever	er there is a sequ	uence of form co	HSCCULIVE	8
8	10.a)	6	Y N 1 N	gic? Draw the cir	1 1 1 1	\ / I I	No. of 1	
* • • =				OR		• (1 (1))	a with the	
	11.a)	Draw the circu	nit diagram of	basic TTL NANI	gate and expla	in the three part	s with the	
8 =	b)	help of function Describe CMC	os driving TTL	8R.	8R	18P	[6+4]	8
				00O00	•			
	a ser							
8 F		8R	8R	8R	8R	8 R	8R	
8F		1 8 R	8R	82	88	8R	* 8R,	