8		8R 8R 8R 8R	8R					
		No: 153AG R18						
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year I Semester Examinations, December - 2019								
		COMPUTER ORGANIZATION AND ARCHITECTURE						
8	Time:	3 Hours Computer Science and Engineering Max. Mark	s:75 \					
	Note:	This question paper contains two parts A and B.						
		Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries						
		10 marks and may have a, b as sub questions.						
8		8R 8R 8R 8R 8R 8R	Marks)					
	1.a)		[2]					
	b)	What must the address field of an indexed addressing modes instruction be to make same as a registrar indirect mode instruction?	te it the					
	c)	Why should the sign of the reminder after a division be the same as the sign of						
8	(d)	How many 128 × 8 RAM chips are needed to provide a memory capacity of 2048	bytes?					
See Hillson.	e)	What are the various physical forms available for establishing an interconnenetwork?	ection [2]					
	f)	How many references to memory are needed for each type of instruction to bri	ng an					
	a)	operand into a processor register? Is it possible to design a microprocessor without a micro program? Are all a	[3]					
8	g) h)	programmed computers also microprocessors? Represent decimal number 6027 in: i) BCD ii) excess-3.	[3]					
	i)	i) Why are the read and write control lines in a DMA controller bidirectional? Under what condition and for what purpose are they are they used as inputs? [3]						
	j)		[3]					
PART – B								
8	2.a) b)	Derive the control gates for the write input of the memory in the basic computer.	Marks) [5+5]					
	2	OR	bug is					
	3.	A digital computer has a common bus system for 16 registers of 32 bits each. The constructed with multiplexers.	ous is					
		a) How many selection inputs are there in each multiplexer?b) What sizes of multiplexers are needed?						
8	R	e) How many multiplexers are there in the bus?	[10]					
	4.a) Make a comparison between the hardwired control and micro programmed control. Is it							
100 P	b)	possible to have a hardwired control associated with a control memory? Explain about Stack Organization in detail.	[5+5]					
	0)	OR						

8R 8R 8R 8R

8R	8R 88	8R :	8R	8R	3R			
5.a) b)	its operations in detail.							
6.a) b)	Convert the following decimal numbers to binary: 1231; 673; and 1998. Show that there can be no mantissa overflow after a multiplication operation. [5+5]							
7. S	What is floating point representation? Explain the IEEE standard for floating point representation with examples. Explain associative memory hardware organization in detail. OR [10]							
9.a) b)	Give a neat sketch that illustrates the components in a typical memory hierarchy. A computer uses RAM chips of 1024×1 capacity. i) How many chips are needed, and should their address lines be connected to provide a memory capacity of 1024 bytes. ii) How many chips are needed to provide a memory capacity of 16K bytes? Explain in words how the chips are to be connected to the address bus. [5+5]							
10.a) b)	b) Draw and explain the structure of general purpose multicomputer. [5+5]							
8 211.	Consider the multiplication of two 40×40 matrices using a vector processor. a) How many product terms are there in each inner product and how many inner products must be evaluated? b) How many multiply add operations are needed to calculate the product matrix? [5+5]							
		00000						
8	8R 8R	8R.		87	8 -			
87	8R.8R	82	8	8	8			
87	8R 8R	8R	88	88	82			