Code No: 5155K

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech II Semester Examinations, April-2015 HARDWARE - SOFTWARE CO-DESIGN

(Embedded Systems)

Time: 3 Hours

11.

Max. Marks: 60

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 8 marks and may have a, b, c as sub questions.

PART - A

 $5 \times 4 \text{ marks} = 20$

- 1.a) Differentiate static and dynamic partitioning techniques.
- b) Write a note on Source level debugging.
- c) Explain the important non-functional constraints that has influence in embedded system design.
- d) Discuss the development needs of embedded software in codesign.
- e) Explain in brief the terms, Design and Co-design.

PART-B

 $5 \times 8 \text{ marks} = 40$

[8]

Explain in detail the generic co design methodology. [8] 2. OR Explain in brief the following computational models used in system design: 3. [8] b) DFG c) PSM. a) FSM Explain the different design flow integrations for emulation systems. [8] 4. OR Explain in detail Euclid's GCD algorithm with a neat flow graph, RT circuit and 5. controller graph. Draw the flow chart to show the traditional compilation process and discuss the 6. major problems encountered when adapting traditional compilation model to [8] embedded processors. Explain in detail the concepts of retargetability and compiler validation. [8] 7. Define Validation. Explain the host-based compiler validation strategy. [8] 8. What is meant by verification? Discuss in detail the verification tools used in 9. [8] co-design. Explain in detail the approaches for hardware validation and differentiate them. 10. [8]

What is Hardware Software partitioning? Explain the Lycos system.